

## Fully depleted CCD's Fabricated on High-Resistivity Silicon

March 21st, 2001 Steve Holland Lawrence Berkeley National Laboratory

LBNL Physics/Astrophysics
C. Bebek, D. Groom, M. Levi, S. Perlmutter

LBNL Engineering
A. Karcher, W. Kolbe

LBNL Microsystems Laboratory
N. Palaio, G. Wang



## **Fully-depleted CCD technology**

#### Background

- Motivated by SuperNova Cosmology Group
- Spin off of high-energy-physics detector R&D
- Fabrication at LBNL Microsystems Laboratory

#### Summary of 2k x 2k Results

- Quantum efficiency > 80% at 950 nm
- Excellent charge transfer efficiency (> 0.999995)
- Point spread function Gaussian with  $\sigma \sim 10 \, \mu m$  at  $V_{sub} = 35 V$

#### Recent Results/In Progress

- Demonstration of  $\sim 2$  e- rms noise at 8  $\mu$ s sample time
- Demonstration at 800 x 1980 CCD at NOAO KPNO 4m RC spectrometer
- 200 µm thick CCD PSF measurements at Lick Hamilton Spectrograph
- Preliminary proton irradiation results
- First results at 150 mm wafer foundry (photodiodes)
- Submission of 150 mm wafer CCD layout including test CCD's for 10 MHz readout, 9 µm pixel CCD's, and 4 quadrant readout



- Conceived by the LBNL Physics Division to support the detector R&D effort for the Superconducting SuperCollider
- Class 10 clean room dedicated to high-purity silicon fabrication
- Includes full CCD fabrication capability except ion implantation (3 commercial vendors in the Bay Area)
- Equipment includes:
  - 1X lithography for large area CCD development (Intel donation)
  - Polysilicon and silicon nitride dry etching (partially funded by Keck Telescope Science Steering Committee)
  - Oxidation and annealing furnaces
  - Polysilicon, silicon nitride, and silicon dioxide thin film deposition furnaces
  - Aluminum, silicon dioxide and indium tin oxide deposition (sputtering)
- 100 mm wafer facility although some equipment can be upgraded to 150 mm
- Successful fabrication of 200 x 200, 2048 x 2048, and 2048 x 4096 (15μm)<sup>2</sup> CCD's

































Optical/scanning-electron-microscope photographs taken after poly1 etching








#### PROPOSAL:

Make a thick CCD on a high-resistivity n-type substrate, operate fully depleted with rear illumination.



#### Advantages:


- Conventional MOS processes with no thinning => "inexpensive"
- 2) Full quantum efficiency to  $> 1 \mu m => no fringing$
- Good blue response with suitably designed rear contact
- No field-free regions for charge diffusion, good PSF

#### Disadvantages:

- Enhanced sensitivity to radiation (x-rays, cosmic rays, radioactive decay)
- More volume for dark current generation
- 3) Dislocation generation



Substrate bias voltage depletes substrate ~ independently of clock voltages





- Conventional CCD fabrication technology with high-resistivity silicon
- Standard processing through the first 8 (of 10) masking steps
- After mask 8 wafers sent out for backgrinding and backside polishing
  - Standard process for thin die applications
- Deposition of thin backside ohmic contact (in-situ doped polysilicon)
  - Back-illuminated photodiode technology licensed to Digirad, Inc for nuclear medical imaging application
- Completion of remaining processing (contact/metal) with 300  $\mu$ m thick wafer, requiring focus adjustment of lithography equipment at foundry (standard is 500-600  $\mu$ m)
- Deposition of antireflection coatings on wafer backside


Successful fabrication of 100 mm front-illuminated control CCD and 150 mm photodiode wafers at commercial foundry

LBNL completion of wafers processed through mask 8 by commercial foundry in progress



#### Transparent back-side contact technology


#### Back-illuminated photodiodes






## **Transparent back-side contact technology**

p-i-n test device on back-illuminated CCD wafer






#### LBNL 2k x 2k




First large format CCD made at LBNL

2k x 2k, 15 µm pixels.


1980 x 800, 15 μm pixels.







#### LBNL 2k x 2k QE



From "An assessment of the optical detector systems of the W.M. Keck Observatory," J. Beletic, R. Stover, K Taylor, 19 January 2001.



#### LBNL 2k x 2k results




Image: 200 x 200 15 mm LBNL CCD in Lick Nickel 1m.

Spectrum: 800 x 1980 15 mm LBNL CCD in NOAO KPNO spectrograph.


Instrument at NOAO KPNO 2<sup>nd</sup> semester 2001 (http://www.noao.edu)



#### LBNL 2k x 4k


#### **USAF** test pattern.


LBNL 2KX4K #1 R(17) -135c image



Size: 512 Rows, 272 Cols Origin (0,0)

# Trap sites found by pocket pumping.







1478 x 4784 2k x 4k 1294 x 4186 10.5 mm 15 mm 12 mm



## **Amplifier noise studies**



"Standard" amplifier connection between floating diffusion and output source follower transistor




Revised version with more aggressive design rules




#### **Read Noise Measurements**

#### Noise after correlated double sampling.

#### **Noise vs Sample Time**




Sample time is the width of the reset or video integration.





## **Point Spread Function Issues**

Low-resistivity CCD (typically 20  $\mu m$  thick): PSF dominated by carrier diffusion in field-free regions.  $\sigma$  = Thickness of field-free region.



Calculated CCD potential versus depth



## **Point Spread Function Issues**

- Fully depleted CCD: PSF determined by hole transit time in electric field
- For carriers with the same arrival time at the CCD potential wells, the distribution is Gaussian

#### Constant field approximation

$$oldsymbol{s} = \sqrt{2D_p t_{tr}}$$

$$t_{tr} = \frac{z_{sub}}{v} = \frac{z_{sub}}{\boldsymbol{m}_{p}E} = \frac{z_{sub}^{2}}{\boldsymbol{m}_{p}(V_{sub} - V_{J})}$$

$$D_p / m_p = kT / q$$

$$D_p / \mathbf{m}_p = kT / q \qquad \mathbf{s} = z_{sub} \sqrt{\frac{kT}{q} \frac{2}{(V_{sub} - V_J)}}$$

~ Thickness of CCD  $Z_{sub}$ 

kT/q Thermal voltage

 $V_{sub} - V_I$  Voltage across drift region

## **PSF** Measurements at Lick Observatory

# Hamilton Coude Echelle Spectrograph FWHM from Calibration Lamp Spectra

All CCDs have 15 µm pixels

Device	FWHM (pixels)	Notes
Loral Frontside	1.25	
Loral Thinned/Backside	1.90	
LBNL Backside (300 μm)	1.95	40V subr. bias
LBNL Backside (200 μm)	1.60	40V subr. bias


$$\frac{\sqrt{1.60^2 - 1.25^2}}{\sqrt{1.95^2 - 1.25^2}} \approx 0.67$$

$$s \approx 6.4/9.6 mn (200/300 mn)_{V_{sub}=40V}$$

Consistent with pinhole mask/cosmic ray experiments




## **Measurement of PSF with pinhole mask**



## **Measurement of PSF with pinhole mask**


#### **Measurements at Lick Observatory**



#### **Modulation Transfer Function**

#### **Theoretical MTF calculations**


Ideal MTF convolved with





#### **Thinned CCD MTF Data**

#### Data from Nordic Optical Telescope Loral CCD thinned at University of Arizona






#### **Commercialization efforts**

- Started with CCD effort on 100 mm wafer processing line
- Front-illuminated high-resistivity CCD's were successfully produced
- Processing to mask layer 8 at foundry with completion of processing at LBNL in progress (back illuminated)
- Similar effort at the foundry failed due to processing error
- Downsizing of 100 mm line forces change to 150 mm line
- First lot consists of photodiode arrays
  - Simpler process although major high-temperature steps are included
  - Straightforward to test arrays for dark current uniformity
  - First attempt at backgrinding and thinning of 150 mm wafers
- First 150 mm CCD lot will not be thinned for rapid turnaround
  - Lot starts week of March 19th, 9-11 week turnaround
- Second 150 mm lot using same mask set will be processed for back illumination



CCD fabricated at commercial foundry through mask 8, contact etching and remaining processing performed at LBNL (in progress)



LBNL back end processing no longer viable with switch to 150 mm wafers




#### **Commercial PIN Diodes**

150 mm mask layout for 8 x 8 (3 mm x 3 mm pixel) PIN diode arrays.

First wafers delivered late Feb 2001.

Excellent dark current uniformity measured on control wafers. Pixel yield > 98%, 2-3 killer defects per wafer.


First back-illuminated wafers in progress (300, 360 µm).






#### Dark current measurements on 150 mm wafers

#### Cloud level is at 0.5 nA/cm<sup>2</sup>



#### Dark current distribution

#### Pixel current distribution at 100V.






## 150 mm CCD layout

#### Includes

- 982 x 935  $(15 \mu m)^2$
- 1230 x 1170 (12 μm)<sup>2</sup>
- $1402 \times 1336 (10.5 \,\mu\text{m})^2$
- $1636 \times 1560 (9 \mu m)^2$
- $2520^2 (12 \, \mu m)^2$
- $2880^2 (10.5 \, \mu m)^2$
- 2048 x 4096 (15 μm)<sup>2</sup>
- 512<sup>2</sup> & 1024 x 512 (15 μm)<sup>2</sup> Amplifier studies (noise)
- 1200 x 600 (15 μm)<sup>2</sup>
   2-stage amplifiers for high-speed readout






## 9 mm pixel issues

Poly 2 and 3 overlap of Poly 1 leaves 1 µm gap between Poly 2 and 3. Step coverage concern for misalignment resulting in triple poly overlap.

Channel area only 22.5% of 15  $\mu$ m pixel due to losses from channel stop (3  $\mu$ m) and super notch.

Resulting reduced full well could limit readout speed due to lack of fringing fields near full well.

MTF concerns.





#### Two-stage amplifier studies

#### Source follower bandwidth

$$f_{-3db} = \frac{1}{2\boldsymbol{p}} \frac{\boldsymbol{g}_m}{\boldsymbol{C}_{load}}$$

Typical design number  $C_{load} \sim 10 \text{ pF}$ LBNL standard output transistor  $g_m \sim 150 \mu A/V$ Maximum bandwidth  $\sim 2.4 \text{ MHz}$ 

$$g_m \propto \sqrt{\frac{W}{L} I_{DS}}$$

Keep standard 47/6 1<sup>st</sup> stage transistor for low noise, add 2<sup>nd</sup> stage to drive output. 450/3 output transistor should drive 10 pF at 10MHz with some design margin.




## Two-stage amplifier load devices

- Channel-implant resistor
  - Low noise
  - Large temperature coefficient due to temperature dependence of hole mobility
  - JFET-type behavior (pinchoff)
- Poly resistor
  - No high value poly resistor in foundry CCD process
  - Enough room for a gate-poly resistor
  - Requires minimum design rule width, sensitive to process variations
- Transistor
  - Glow concerns for transistor driven deep into saturation
  - Gate and source brought out to pads, separate  $V_{dd}$  for each stage
- External resistor
  - Require < 2.4 pF for 10MHz operation

All the above implemented on 1200 x 600 (15 µm pixel) CCD's as well as on individual amplifier test structures (150 mm wafer layout)



## **Channel-implant resistor**




Channel-implant resistor

450/3 output transistor

## Channel-resistor temperature dependence


Resistivity vs Temperature Arora et al, IEEE Trans. Elec. Dev., 29 (2), 1982






## Channel resistor temperature dependence

#### Sensitivity (ppm/T) vs Temperature Arora et al, IEEE Trans. Elec. Dev., 29 (2), 1982






## **Transistor load**






# **Gate poly load resistor**





## **External resistor load**






## **Key R&D Issues / Work in Progress**

- Commercialization
  - Experience with 300 μm thick, 150 mm diameter wafers
  - Resistivity attainable with 150 mm wafers
    - LBNL 100 mm wafers  $> 10 \text{ k}\Omega\text{-cm}$
    - Foundry 150 mm wafers  $4.4 7.6 \text{ k}\Omega\text{-cm}$
    - Depletion voltage α (Resistivity)-1
- Ground-based astronomy efforts
  - 2048 x 2048 for Hamilton Spectrograph at Lick Observatory (engineering runs)
  - 800 x 1980 for KPNO RC Spectrograph (2001B semester in shared-risk mode)
  - 2048 x 4096 development with Lick CCD Testing Lab for Keck ESI Spectrograph
- Proton irradiations at LBNL 88" Cyclotron
- Collaboration with JPL on  $\delta$ -doping for back illumination
  - Low temperature process (MBE) done on finished device
  - Does not require foundry processing of thinner than normal wafers
  - Arbitrarily thin for good point spread function



## 9 mm pixel issues



Multi-amplifier CCD designed at JPL. The serial register is wide for high-speed readout while the pixel size is smaller than in the main array to allow area for the amplifiers.